We describe a pulsed measurement technique to suppress hysteresis for carbon nanotube (CNT) device measurements in air, vacuum, and over a wide temperature range (80 -453 K). Varying the gate pulse width and duty cycle probes the relaxation times associated with charge trapping near the CNT, found to be up to the 0.1 -10 s range. Longer off times between voltage pulses enable consistent, hysteresis-free measurements of CNT mobility. A tunneling front model for charge trapping and relaxation is also described, suggesting trap depths up to 4 -8 nm for CNTs on SiO 2 . Pulsed measurements will also be applicable to other nanoscale devices such as graphene, nanowires, and molecular electronics, and could enable probing trap relaxation times in a variety of material system interfaces.
Introduction
Carbon nanotube field effect transistors (CNT FETs) are candidates for future nanoelectronics due to their ability to carry large current density and their high mobility, greater than 10 9 A/cm 2 and 10 4 cm 2 /V⋅s respectively [1, 2] . In many studies, CNT FETs are grown or dispersed onto an insulator and back-gated by a silicon substrate. Hysteretic behavior in the drain current (I D ) with gate-to-source voltage (V GS ) transfer characteristics is often observed, and varies depending on sweep direction, sweep rate, and environmental conditions. This is typically attributed to charge trapping by surrounding water molecules or charge injection into the dielectric substrate [3] [4] [5] [6] [7] [8] [9] [10] .
Sweeping V GS > 0 typically shifts the threshold voltage (V T ) up because of charge screening from injected electrons into trap sites. Similarly, sweeping V GS < 0 induces hole injection into the CNT surrounding, and the threshold voltage is shifted down [11] . This leads to the observed "open eye" characteristics when continuous (DC) I D -V GS measurements are made (see, e.g. Refs. 3-7 or figure 5), which cause uncertainty in measured threshold voltage, conductance, and mobility. In a DC sweep the charges remain trapped until the gate polarity is switched [12] . Although this hysteretic behavior can be exploited to create nonvolatile memory devices [11, 13, 14] , it is often unclear which electrical characteristics should be used to extract carrier mobility and threshold voltage for transistor applications. This has lead to large discrepancies (> 10×) in reported mobility values as both the reverse [1] and forward [2] I D -V GS sweeps have been used to extract mobility, and in some studies the V GS sweep direction was not reported (Table 1) .
In this work, we describe a pulsed measurement technique to suppress hysteresis in singlewall CNT FET transfer characteristics, and subsequently use it to extract effective mobility values without gate screening effects. The approach is quite general and could be applied to CNTs on other dielectrics, substrates, polymers, or to other nanoscale conductors (e.g. graphene) where unwanted hysteretic behavior is often observed. We find that increased off times between gate voltage pulses reduce measured hysteresis, and the transfer characteristics move towards a common, unique curve revealing a single value for the device mobility. By varying the pulse width and duty cycle in our measurements over a wide range (1 ms -10 s), we also extract the relaxation times associated with environmental charge trapping at various temperatures from 80 -453 K, in air and in vacuum. We adapt a tunneling front model [15] [16] [17] to extract the associated trap depths affecting hysteresis in our measurements. Finally, we investigate the error in ex-tracted carrier mobility in CNTs between the (unique) pulsed and (ambiguous) DC gate voltage measurements.
Experimental Methods
To fabricate the devices used in this study we begin by removing the native oxide from a bare highly doped (p+) Si wafer in a HF solution, followed by a 15 min clean in [18] , and CNTs were exposed to ambient from above, as shown in figure S2 ).
Results
The hysteresis gap (ΔV T ) is defined as the difference in threshold voltage between the forward and backward V GS sweeps, as determined by the linear extrapolation method and illustrated in figure 2(a) [20] . Hysteresis dependence of pulsed measurements is compared in air and vacuum (~10 -5 Torr) at room temperature for two CNTs with similar length and diameters d ≈ 2.1 nm (figures 2(a) and (b)) and d ≈ 1.7 nm (figures 2(c) and (d)). Hysteresis is found to be reduced by increasing the length of the pulse off time (t OFF ). In air hysteresis is reduced by up to 75% (figure 2(a)) when t OFF is increased from 1 ms to 10 s. In vacuum hysteresis is nearly eliminated (figure 2(d)) when t OFF is increased from 1 ms to 10 s. Furthermore, hysteresis reduction in vacuum is more pronounced at shorter off times for the device with d ≈ 2.1 nm, suggesting that charge injection into the substrate affects hysteresis less than charge trapping by surrounding water molecules (which partially desorb in vacuum) for this device [5] . However, for the device with d ≈ 1.7
nm the exposure to vacuum has no effect on the hysteresis at shorter off times, possibly due to reduced surface area for water adsorption and the increased electric field (which scales roughly as ~1/d) at the CNT/SiO 2 interface. For this device, charge injection into the substrate is most likely the dominant cause of hysteresis. 
Discussion
We can gain insight into the distribution of trap depths affecting hysteresis, i.e. those with tunneling times approximately between 0.01 -10 s, by numerically examining the charge tunneling and trapping process. We first estimate the electric field from the CNT into the SiO 2 :
where t OX is the SiO 2 thickness, r is the CNT radius, and x is the distance from the center of the CNT into the SiO 2 [21] . Unlike in a parallel plate capacitor where the electric field is constant, this field can be very high near the CNT/SiO 2 interface given the extremely small CNT radius, even for only a few Volts applied across the SiO 2 dielectric. The band edge diagram of the CNT/SiO 2 interface is schematically displayed in the figure 4(a) inset. The barrier height associated with tunneling, Φ, depends on CNT diameter through
where φ CNT ≈ 4.7 eV is the CNT work function, χ SiO2 ≈ 0.95 eV is the SiO 2 electron affinity [22] , and E G ≈ 0.84/d is the CNT band gap with the diameter d given in nanometers [18] . The tunneling time constant can be written as The effective potential (V GS,eff ) experienced by the CNT can in practice be different from that applied to the gate electrode. This is in part due to charge screening by adsorbed water molecules on the surface of the CNT/SiO 2 , and to the injected charge during measurements. Therefore, the simple model described in equations 1-3 above is used to estimate the upper bounds of the trap depths (x D ) associated with relaxation times between τ = 0.01 and 10 s [23, 24] . This is shown in figure 4 for [26] which correspond to only 1 -600 traps for typical CNTs in our study (~3 μm length and ~2 nm diameter). Thus, variation in the oxide quality on our test chips can strongly influence the electrical properties of CNT devices (also underscored by the lack of clear trends in figure S2 ).
Mobility Extraction
Before concluding, we compare the effective mobility extracted from the forward and reverse 
Conclusions
We have described a pulsed measurement method which eliminates unwanted hysteresis of CNT devices in air and under vacuum conditions. By varying the off time between gate voltage pulses we find the relaxation time of the trapped charge affecting hysteresis to be between 100 ms -10 s. We also present a simple tunneling front model to extract the upper bounds of the charge trap depths, estimated to between 4 -8 nm for CNTs of diameter 4 nm and 1 nm, respectively.
The effect of hysteresis on mobility extractions from the forward and reverse DC gate voltage sweeps is determined, and it is shown that long pulse intervals at high temperature and under vacuum result in the extraction of a more consistent mobility value for CNTs. The approach presented here opens the door and could also be applied for more careful evaluations of other nanostructures with inherent variability and trapped charge effects, including graphene, nanowires, and molecular devices. *Polymer coatings or vacuum conditions have sometimes been used to reduce hysteresis when extracting mobility [28, 30, 32] . In a few studies the direction of the sweep used for mobility calculation is unavailable [29, 31] . Pulsed measurements are once again found to be more effective in reducing the hysteresis at higher temperatures, as in figure 3 (a) . We have tested ten CNT devices in total with the pulsed measurement method, and found similar trends for all, except for one that was covered in significant photoresist (PR) residue by AFM inspection.
